Ethernet and Fibre Channel are the two most prevalent standards used today in LAN and SAN environments and in these, the use of multimode fiber links dominates. The distances for wiring premises now reach 550m. The laser-driven gigabit LAN links expose the need for extension of the achievable distances in those standards which become impractically short at 10 to 40Gb/s.
In a multimode fiber (MMF), multiple modes are allowed to propagate. All modes propagate at different speed, resulting in signal distortion which becomes more severe with longer distances. One way to compensate for this modal dispersion, and still keep the economic advantage of MMF over single mode fiber (SMF), is to equalize the received signal with a finite impulse response (FIR) filter, as shown in Fig. 10 .4.1. A transverse filter is one of the possible implementations of this FIR filter.
In low-speed applications, the equalizer is digitally implemented using shift registers or memory as delay elements. As the signal speed increases, analog implementations have been used such as CCD, and SAW filters, switched capacitors, and g m -C ladder filters. For data rates above a few Gb/s, RF techniques are necessary to implement a transversal filter. It is proposed to use transmission lines both as delay elements and signal combining devices in high-speed transversal filters [1, 2] in a manner similar to traveling-wave amplifiers.
In this work, integrated transverse filters are designed to operate at 10Gb/s based on this architecture. The schematic of the prototype transversal filters is shown in Fig. 10 .4.2a. The input signal is fed to multiple gain stages through the input transmission lines, and the weighted outputs are combined through the output transmission lines. Both transmission lines generate the required delays and are terminated at the dummy ends. The filters are designed to implement fractional-spaced equalization, and thus have a 50ps delay per stage. The transmission lines are too long to be implemented on-chip as microstrip lines or coplanar waveguides. Therefore, they are implemented as LC ladders consisting of spiral inductors and MIM capacitors. To overcome the difficulties in RF grounding and substrate modeling, differential topologies are used in the LC transmission lines as well as gain stages.
The gain stage schematic is shown in Fig. 10 .4.2b. The core of the circuit is a differential amplifier (Q 1 and Q 2 ). The weight is implemented using the tail current source I w , which is controlled with a current mirror. This approach has better linearity than a cascode structure, and is less sensitive to the control voltage. The sign of the weight is implemented using two pairs of currentsteering transistors (Q 3 , Q 4 , Q 5 and Q 5 ). The control signals of these transistors (S 1 and S 2 ) are analog voltages selected by a single digital sign bit. Because the output taps are always connected to the collectors of an "ON" transistor and an "OFF" transistor, there is no loading variation on the output transmission lines. The differential input signals are buffered using emitter followers (Q b1 , Q b2 , I 1 and I 2 ). Buffering reduces the loading and thus improves the phase response linearity on the input transmission lines. Further, the buffers are biased with constant currents, so the parasitic capacitances of Q b1 and Q b2 do not change with the weight (I w ). Hence, there is no loading variation on the input transmission lines.
Two prototypes are designed and fabricated, with 4 and 7 taps, respectively. To test the actual equalization capability of the filters, a setup similar to the application environment shown in Fig. 10 .4.1 is used. 800m of 50µm non-compliant NGMMF fiber is used to distort the signal. The test pattern is set to 2 31 -1 PRBS pattern at 10Gb/s. This generated a signal with 5.0dB of ISI at the input of the filter. After equalization by the 7-tap transversal filter, the equalized signal has a residual ISI of 1.38dB. Equalization also decreases the jitter in the signal from 62ps to 38ps. Overall BER improves from 10 -5 to less than 10 -12
. Figure 10 .4.6 shows the resulting eye diagrams, before and after equalization using the 7-tap filter.
These chips are fabricated in a 0.18µm BiCMOS SiGe process with f T = 120GHz. The chip areas are 1.0mm x 1.7mm and 1.0mm x 2.5mm for the 4-tap and 7-tap filters, respectively not including the pad cage. Figure 10 .4.7 shows a micrograph of the 7-tap transversal filter. The power dissipation is typically 4.5mW per stage plus 2mW per active coefficient. 
